fengqi/lv_micropython
1
0
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity
16,403 Commits 2 Branches 50 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Jim Mussared
4216bc7d13 tests: Replace umodule with module everywhere. 
This work was funded through GitHub Sponsors.

Signed-off-by: Jim Mussared <jim.mussared@gmail.com>
 2023-06-08 17:54:24 +10:00
stijn
40ad8f1666 all: Rename "sys" module to "usys". 
This is consistent with the other 'micro' modules and allows implementing
additional features in Python via e.g. micropython-lib's sys.

Note this is a breaking change (not backwards compatible) for ports which
do not enable weak links, as "import sys" must now be replaced with
"import usys".
 2020-09-04 00:10:24 +10:00
Damien George
709136e844 tests/basics: Use str.format instead of % for formatting messages. 
Only use % formatting when testing % itself, because only str.format is
guaranteed to be available on any port.
 2019-10-29 22:22:37 +11:00
Damien George
c33df193bf tests: Add 6 tests for async await/for/with. 2016-04-13 15:27:06 +01:00