Dave Hylands 39296b40d4 Fix timer overflow code.
Teensy doesn't need to worry about overflows since all of
its timers are only 16-bit.

For PWM, the pulse width needs to be able to vary from 0..period+1
(pulse-width == period+1 corresponds to 100% PWM)

I couldn't test the 0xffffffff cases since we can't currently get a
period that big in python. With a prescaler of 0, that corresponds
to a freq of 0.039 (i.e. cycle every 25.56 seconds), and we can't
set that using freq or period.

I also tested both stmhal and teensy with floats disabled, which
required a few other code changes to compile.
2014-09-27 19:40:37 -07:00
..
2014-03-11 23:55:41 -07:00
2014-09-27 19:40:37 -07:00
2014-05-02 23:03:23 +01:00
2014-07-19 16:39:13 +01:00
2014-03-12 18:15:55 -07:00
2014-06-15 00:41:47 +01:00
2014-09-27 19:40:37 -07:00
2014-06-15 22:48:05 -07:00
2014-09-27 19:40:37 -07:00
2014-06-02 21:43:02 +02:00